

Method of manufacturing a charge-coupled image sensor

The invention relates to a method of manufacturing a charge-coupled image sensor, wherein semiconductor regions are formed in a silicon slice so as to adjoin a surface thereof by implantation of ions of dopants and subsequent thermal treatments, wherein the surface of the silicon slice is provided with a gate dielectric comprising a layer of silicon oxide and a silicon nitride layer deposited thereon, and wherein a system of electrodes is formed on the gate dielectric.

Such a method is disclosed in, for example, WO 98/11608, wherein an n-type doped silicon slice is used as the starting material, in which a p-type doped surface region, referred to as p-well, adjoining a surface of the slice is formed at the location of the sensor to be formed. In this p-well, n-type channel-shaped semiconductor regions suitable for charge transport and extending parallel to each other are formed, and p-type channel-stop regions separating the channels are formed between said semiconductor regions. After the formation of these semiconductor regions, the surface of the slice is provided with a gate dielectric comprising a layer of a thermally formed silicon oxide and a silicon nitride layer deposited thereon. A system of polycrystalline silicon electrodes directed transversely to the channels is formed thereon.

In practice, to form the above-mentioned semiconductor regions, the surface of the slice is provided each time, i.e. in this case three times, with a thin layer of silicon oxide, also referred to as pad oxide. Subsequently, a photoresist mask is formed on the layer of pad oxide, after which the implantation of ions of a dopant is carried out, the photoresist mask is removed, a thermal treatment is carried out and, finally, the layer of pad oxide is etched away. When this layer of silicon oxide is etched away, also any impurities that may have entered this layer during the formation of the semiconductor regions are removed. After the removal of the pad oxide, the surface of the slice is rinsed and dried. In this manner, contamination of the silicon slice is counteracted.

In practice, the image sensors thus manufactured sometimes exhibit a comparatively large dark current and a comparatively high fixed pattern noise. In addition,

errors in the form of white dots, commonly referred to as white spots, are observed in the images picked up by said image sensors.

5 It is an object of the invention, inter alia, to obviate said drawbacks. To achieve this, the method in accordance with the invention is characterized in that the semiconductor regions are not formed in the silicon slice until after the gate dielectric has been provided on the surface of the silicon slice, the ions of the dopants being implanted through the gate dielectric.

10 In the method in accordance with the invention, the above-mentioned pad oxide and the associated etch treatment wherein the pad oxide and the impurities present therein are removed, are dispensed with. Surprisingly, it has been found that this method enables image sensors to be manufactured which, in comparison with the sensors manufactured by means of the known method described above, exhibit a smaller dark current

15 and a lower fixed pattern noise, and in which the occurrence of so-called white-spot image errors is precluded. It is assumed that, in the known method, after etching away pad oxide and carrying out the subsequent rinsing and drying operations, wherein the surface of the silicon slice is exposed, impurities remain on the surface of the slice, which diffuse in the slice or bond to the surface during subsequent thermal treatments. As such treatments are

20 carried out several times, viz. three times in the prior-art method described herein, comparatively many impurities may be present below the gate dielectric, at and close to the surface. The occurrence of the above-mentioned large dark current, high fixed pattern noise and image errors in the form of white spots can be attributed thereto. In the method in accordance with the invention, the pad oxide process steps are omitted. In this method, like in

25 the prior-art method, a photoresist mask is formed several times directly on the gate dielectric, an implantation is carried out, the photoresist mask is removed, the surface of the slice is cleaned by means of a rinsing and drying treatment, and a thermal treatment is carried out. After the formation of the gate dielectric, the surface of the slice is not exposed. Any impurities remain in the silicon nitride layer. It has been found that they do not adversely

30 affect the proper operation of the image sensor.

Preferably, the silicon nitride layer is deposited on the silicon oxide layer by means of a LPCVD (Low Pressure Chemical Vapor Deposition) process. A high-density silicon nitride layer is thus obtained. Applying such a high-density layer in a small thickness

0988463-062501
105290-0948860

is sufficient to make sure that said impurities do not reach the surface of the slice. For additional certainty, a silicon nitride layer can be deposited in a thickness of at least 20 nm.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiment(s) described hereinafter.

In the drawings:

Fig. 1 diagrammatically shows a plan view of a relevant part of a charge-coupled image sensor manufactured by means of the method in accordance with the

invention, and

Fig. 2 through Fig. 11 are diagrammatic, cross-sectional views of several stages in the manufacture of the charge-coupled image sensor shown in plan view in fig. 1.

Fig. 1 is a diagrammatic plan view of a relevant part of a charge-coupled image sensor manufactured by means of the method in accordance with the invention, and Figs. 2 through 10 are diagrammatic, cross-sectional views of several stages in the manufacture of the image sensor shown in Fig. 1. The sensor shown in this example is an n-type buried channel sensor with vertical anti-blooming.

In the manufacture of this sensor, an n-type doped silicon slice 1 having a surface 2 is used as the starting material. Semiconductor regions 8, 12 and 16 adjoining the surface 2 are formed in the slice 1 in a customary manner by implantation of ions of dopants and subsequent thermal treatments. The surface 2 is provided with a gate dielectric 3, 4 comprising a layer of silicon oxide 3 and a silicon nitride layer 4 deposited thereon. A system of electrodes 17, 20 is formed on the gate dielectric 3, 4.

As shown in Fig. 2, first the gate dielectric 3, 4 is formed on the surface 2 of the slice 1. In a first step, an approximately 60 nm thick silicon oxide layer 3 is formed in a customary manner by thermal oxidation of the surface 2 of the slice 1. Next, an approximately 75 nm thick silicon nitride layer 4 is deposited thereon by means of a customary LPCVD (Low Pressure Chemical Vapor Deposition) process.

The following process steps, illustrated in Figs. 3 through 8, are shown with reference to the cross-sections taken on the line A-A in Fig. 1.

After the gate dielectric 3, 4 has been formed, the semiconductor regions 8, 12, and 16 are formed in the slice 1. First, p-type doped regions, commonly referred to as

p-wells, adjoining the surface 2 are formed. In practice, generally more than one image sensor is formed on the slice, and, for each sensor, a p-well, as described hereinafter, being formed not only for the actual sensor, but p-wells also being formed for electronics to be integrated in the sensor, such as a read-out register and signal amplifiers. To form the p-well of the actual sensor, the surface 2, as shown in Fig. 3, is provided with a photoresist mask 5 comprising strips of photoresist 6 extending transversely to the plane of the drawing. Subsequently, boron ions, indicated by means of dashed lines 7, are implanted. After the removal of the photoresist mask 5, a thermal treatment is carried out leading to the formation of the p-well 8. The implanted ions diffuse in the slice so as to form a p-well whose thickness, at the location of channel regions 12 to be formed, is smaller than at the location of channel-stop regions 16 to be formed.

As shown in Fig. 5, after the formation of the p-well 8 on the gate dielectric 3, 4, a photoresist mask 9 is formed comprising strips of photoresist 10 extending transversely to the plane of the drawing. This photoresist mask 9 is used to define n-type channels to be formed in the p-well 8. After the formation of the photoresist mask 9, phosphor ions, indicated by means of dashed lines 11, are implanted in the slice 1. After the removal of the photoresist mask 9, the slice is subjected to a thermal treatment wherein the n-type channel zones 12, shown in Figs. 1 and 6, are formed. Centrally below these channels, the p-well 9 has a smaller thickness. In Fig. 1, the channel regions 12 are shown in a plan view indicated by means of dashed lines.

After the formation of the n-type channels 12, the gate dielectric 3, 4 is provided, as shown in Fig. 7, with a next photoresist mask 13 comprising strips of photoresist 14 extending transversely to the plane of the drawing. Said photoresist mask 14 serves to define, in the p-well 8, the channel-stop regions separating the n-type channels 12 from each other. After the formation of the photoresist mask 13, boron ions, indicated by means of dashed lines 15, are implanted in the slice 1. After the removal of the photoresist mask 13, the slice is subjected to a thermal treatment wherein the p-type channel-stop regions 16, as shown in Figs. 1 and 7, are formed. The channel-stop regions 16 indicated by means of dashed lines are also shown in a plan view in Fig. 1.

The following process steps, illustrated in Figs. 9 and 10, are shown with reference to the cross-sectional views taken on the line B-B in Fig. 1.

After the formation of the semiconductor regions 8, 12 and 16, an approximately 500 nm thick n-type conductive layer of polycrystalline silicon 14 is deposited in a customary manner on the gate dielectric 3, 4, a first system of electrodes 17 being etched

in said polycrystalline silicon layer. These electrodes are provided with an insulating layer of thermally formed silicon oxide 18. By virtue of the presence of the silicon nitride layer 4, a mask is not necessary to carry out the oxidation process. The whole is subsequently covered with a silicon nitride layer 19. A plan view of the electrodes 17 is shown in Fig. 1.

- 5 After the formation of the first system of electrodes 17, a next layer of polycrystalline silicon is deposited wherein a second system of electrodes 20 is formed which extend between the electrodes 17. Also these electrodes are provided with a thermally formed layer of silicon oxide 21. By virtue of the presence of the silicon nitride layer 19, also this oxidation step does not require a mask. A plan view of the electrodes 20 is shown in Fig. 1.
- 10 Fig. 10 shows the sensor thus manufactured in a cross-sectional view taken on the line A-A in Fig. 1.

- If, during operation, an image is projected on such an image sensor, then the electric voltages applied to the electrodes 17, 20 are such that during a certain integration time charge packets are collected in the channels 12 below adjacent groups of electrodes 17, 20 (for example groups of four electrodes). The amount of charge in these pixels depends upon the amount of light incident on the pixels. After said integration time, electric pulses are applied to the electrodes 17, 20, causing the charge packets to be transported through the channels 12 to a read-out register. The image information thus obtained can be read from this read-out register. The depth and the doping concentration of the semiconductor regions 8 and 12 are chosen to be such that, in the thinner parts of the p-well 8 below the channels 12, such a potential barrier is formed that charge generated in the channels 12 by exposure to light cannot exceed a maximum. Any excess charge can flow across said potential barrier to the part of the slice 1 situated below the p-well 8. It is thus precluded that excess charge spreads over a plurality of adjacent pixels.

- 25 In the method in accordance with the invention, the semiconductor regions 8, 12 and 16 are not formed until after the gate dielectric 3, 4 has been formed. Any impurities landing on the surface during the implantations and the subsequent thermal treatments and cleaning steps remain in the silicon nitride layer and do not reach the slice situated below the gate dielectric 3, 4. In the gate dielectric, these impurities could give rise to large dark currents, a high fixed pattern noise and image errors in the form of white spots. The method described herein enables a charge-coupled image sensor to be manufactured having a very small dark current, i.e. below 200 pA per cm². In addition, an image sensor manufactured in this manner is substantially free of fixed pattern noise and image errors in the form of white spots.
- 30

09888463-062501

The layer of silicon nitride 4 is deposited on the silicon oxide layer by means of a LPCVD (Low Pressure Chemical Vapor Deposition) process. In this manner, a high-density silicon nitride layer 4 is obtained. Applying such a high-density layer in a small thickness is sufficient to make sure that said impurities do not reach the surface 2 of the slice

- 5 1. For additional certainty, a silicon nitride layer can be deposited in a thickness of at least 20 nm.

By way of example, a description has been given of the manufacture of an n-type buried channel sensor with vertical anti-blooming. It will be obvious, however, that the method can also advantageously be employed for the manufacture of other charge-
10 coupled image sensors, such as an interline image sensor.

09388463-062501